

Fig. 1
Prior art




Fig. 2a




Fig. 2b




Fig. 3a




Fig. 3b




Fig. 4




Fig. 5a




Fig. 5b




Fig. 6

FFT Input Data




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12

1300




Fig. 13a

FIG. 13b is a schematic diagram of a sequence of symbols and a context switch.




Fig. 13b

FIG. 14 is a block diagram of a Viterbi decoder 1400. The Viterbi decoder 1400 includes a Viterbi Buffer 720, a Depuncture/Rotator 715, an Add Compare Select (ACS) block 1320, an ACS Buffer 1330, four FT Arrays 1410-1413, a Minimizer 1350, and a final output block 1420. The Viterbi Buffer 720 provides a 2x5 input to the Depuncture/Rotator 715. The Depuncture/Rotator 715 provides a 64x7 input to the ACS block 1320. The ACS block 1320 also receives a 64x7 input from the ACS Buffer 1330. The ACS block 1320 outputs a 64x1 signal to the four FT Arrays 1410-1413. Each FT Array outputs a 64-bit signal to the Minimizer 1350. The Minimizer 1350 outputs a 1x1 signal to the final output block 1420.




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23




Fig. 24